Print

 

MANGO

 

Project MANGOlogo h2020
Title

MANGO: exploring Manycore Architectures for Next-GeneratiOn HPC systems

Acronym MANGO
Project ID 671668 Call H2020-FETHPC-2014
Programme H2020 Rdg CNECT
Activity Real-time HPC, power-performance-predictability, capacity computing, partitionability, reconfigurability
 
Links

Abstract

Abstract

MANGO targets to achieve extreme resource efficiency in future QoS-sensitive HPC through ambitious crossboundary architecture exploration for performance/power/predictability (PPP) based on the definition of newgeneration high-performance, power-efficient, heterogeneous architectures with native mechanisms for isolation and quality-of-service, and an innovative two-phase passive cooling system. Its disruptive approach will involve many interrelated mechanisms at various architectural levels, including heterogeneous computing cores, memory architectures, interconnects, run-time resource management, power monitoring and cooling, to the programming models. The system architecture will be inherently heterogeneous as an enabler for efficiency and applicationbased customization, where general-purpose compute nodes (GN) are intertwined with heterogeneous acceleration nodes (HN), linked by an across-boundary homogeneous interconnect. It will provide guarantees for predictability, bandwidth and latency for the whole HN node infrastructure, allowing dynamic adaptation to applications. MANGO will develop a toolset for PPP and explore holistic pro-active thermal and power management for energy optimization including chip, board and rack cooling levels, creating a hitherto inexistent link between HW and SW effects at all layers. Project will build an effective large-scale emulation platform. The architecture will be validated through noticeable examples of application with QoS and high-performance requirements.Ultimately, the combined interplay of the multi-level innovative solutions brought by MANGO will result in a new positioning in the PPP space, ensuring sustainable performance as high as 100 PFLOPS for the realistic levels of power consumption (<15MWatt) delivered to QoS-sensitive applications in large-scale capacity computing scenarios providing essential building blocks at the architectural level enabling the full realization of the ETP4HPC strategic research agenda.  

Partner

Partner
  • Centro Regionale Information Communication Technology scrl(986394262) - BENEFICIARY
  • THALES COMMUNICATIONS & SECURITY SAS(999971934) - BENEFICIARY
  • PRO DESIGN Electronic GmbH (957854437) - BENEFICIARY
  • SVEUCILISTE U ZAGREBU FAKULTET ELEKTROTEHNIKE I RACUNARSTVA(999876486) - BENEFICIARY
  • POLITECNICO DI MILANO(999879881) - BENEFICIARY
  • EATON INDUSTRIES (FRANCE) SAS(952858743) - BENEFICIARY
  • PHILIPS MEDICAL SYSTEMS NEDERLAND BV(999608766) - BENEFICIARY
  • ECOLE POLYTECHNIQUE FEDERALE DE LAUSANNE(999973971) - BENEFICIARY
  • UNIVERSITAT POLITECNICA DE VALENCIA(999864846) - COORDINATOR